

Gates in CMOS-Technology

6. Standard/complex CMOS static logic gates

7. Special gates and their applications

7.1 Transmission gates

7.2 Clocked CMOS (Tri-state CMOS gates)

7.3 Bus-driver

7.4 Multiplexer

8. CMOS-circuit techniques (logic gates)

8.1 Pseudo-NMOS

8.2 Cascode-logic

9. Dynamic logics (Precharge-Evaluate)


10. Summary:

CMOS-circuit types for combinatorial circuits

10.1 Advantages and disadvantages of static logics

10.2 Advantages and disadvantages of dynamic logics

Gates in CMOS-Technology



NAND-Gates in CMOS-Technology

A	T _{na}	T _{pa}	B	T _{nb}	T _{pb}	Z
A = 0	blocks	conducts	B = 0	blocks	conducts	1
A = 0	blocks	conducts	B = 1	conducts	blocks	1
A = 1	conducts	blocks	B = 0	blocks	conducts	1
A = 1	conducts	blocks	B = 1	conducts	blocks	0

Principle of CMOS-Logics

AND-Conjunction

\Rightarrow Series circuit

OR-Conjunction

\Rightarrow Parallel circuit

$$Z = f(A, B...)$$

Path to V_{SS} (GND) of NMOS:

$$Z_N = \overline{f(A, B...)}$$

Path to V_{DD} of PMOS:

$$Z_P = f(\bar{A}, \bar{B}...)$$

De Morgan Rules

$$Z = \overline{A \cdot B} = \bar{A} + \bar{B}$$


$$Z = \overline{A + B} = \bar{A} \cdot \bar{B}$$

States of Transistors with NAND-Gates


$$\overline{A \cdot B}$$

Path to V_{SS} (GND): $Z_N = \overline{Z} = A \cdot B$

Path to V_{DD} : $Z_P = Z = \overline{A \cdot B} = \overline{A} + \overline{B}$




2-Input NAND




3-Input NAND

NOR Gates



2-Input NOR




3-Input NOR


$$Z_N = \overline{Z} = A + B$$

$$\rightarrow Z_P = \overline{A + B} = \overline{A} \cdot \overline{B} = Z$$


Only inverted functions directly realized




2-input NAND



2-input NOR





2-input AND





2-input AND


De Morgan Rules




$$\text{De Morgan: } Z = A \cdot B = \overline{\overline{A} + \overline{B}}$$




Realization of an 8-input AND




8-input AND



8-input AND = 8-fold NAND + INV




Alternative realization of a 8-input AND-function



18 transistors

$$Z = \overline{\overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H}}$$


$$t_d = 6.2 \text{ ns}$$



20 transistors

$$Z = \overline{\overline{A \cdot B \cdot C \cdot D} + \overline{E \cdot F \cdot G \cdot H}}$$

$$t_d = 5.2 \text{ ns}$$




24 transistors

$$Z = \overline{\overline{A \cdot B} + \overline{C \cdot D} + \overline{E \cdot F} + \overline{G \cdot H}}$$

$$t_d = 4.2 \text{ ns}$$


Realization of a 8-fold AND-Gate



24 transistors

$$Z = \overline{\overline{A \cdot B + C \cdot D + E \cdot F + G \cdot H}}$$

$t_d = 4.2 \text{ ns}$




30 transistors

$t_d = 3.2 \text{ ns}$

$$Z = \overline{\overline{\overline{A \cdot B + C \cdot D} \cdot \overline{E \cdot F + G \cdot H}}}$$

Analog Simulation & Analysis


TEST018 8fachAND1 schematic : Dec 16 13:38:10 2003
Transient Response



Output Z with 24 transistors

Output Z with 18 transistors

Input A



With 24 transistors T_f is significantly smaller

Complex gates:




$$Z = \overline{A \cdot B + C \cdot D}$$

16 transistors

$$= \overline{A \cdot B} \cdot \overline{C \cdot D}$$

$$= \overline{\overline{\overline{A \cdot B} \cdot \overline{C \cdot D}}}$$

14 transistors



n- and p-parts of complex gate

$$Z_p = Z = \overline{A \bullet B + C \bullet D}$$

$$= \overline{A \bullet B \bullet C \bullet D}$$


p-part

$$= (\bar{A} + \bar{B}) \bullet (\bar{C} + \bar{D})$$


$$Z = \overline{A \bullet B + C \bullet D}$$

$$Z_n = \bar{Z} = A \bullet B + C \bullet D$$


n-part



Complex gate and its symbol (1)




$$Z = \overline{A \cdot B + C \cdot D}$$




$A_{nd} O_r I_{nverter}$ - AOI-Gates

Complex gate and its symbol (2)



$$Z = \overline{(A + B) \cdot (C + D)}$$



O_r A_{nd} I_{nverter} - OAI-Gates

CMOS static logic gates

=> Negative logics

=> For each input => 2 transistors

=> Series-/ parallel -circuits

=> Limited number of transistors connected in series

=> Preferably NANDs (*instead of NOR*)

=> Current path to V_{SS} (Zn) and V_{DD} (Zp) alternating

=> No static current consumption

Gates in CMOS-Technology

6. Standard/complex CMOS static logic gates

7. Special gates and the applications

7.1 Transmission gates

7.2 Clocked CMOS (Tri-state CMOS gates)

7.3 Bus-driver

7.4 Multiplexer

8. CMOS-circuit techniques (logic gates)

8.1 Pseudo-NMOS

8.2 Cascode-logic

9. Dynamic logics (Precharge-Evaluate)



10. Summary:

CMOS-circuit types for combinatorial circuits

10.1 Advantages and disadvantages of static logics

10.2 Advantages and disadvantages of dynamic logics

Transmission gates



n-channel transmission gates

$$\text{If } U_{in} = U_{out} \Rightarrow U_{DS} = 0 \Rightarrow I_D = 0$$

Assumed initial state:



$$U_G = U_{DD}, U_{out} = U_S = 0, U_{in} = U_D = 0 \nearrow U_{DD}$$

$$C_L \text{ is charged until: } U_{GS} = U_T \Rightarrow I_D = 0$$




$$\text{Then } U_{out} = U_{DD} - U_T$$

$$\text{Wherein } U_T = U_{T0} + \gamma \left(\sqrt{U_{SB} + 2\phi_D} - \sqrt{2\phi_D} \right)$$


p-channel transmission gates




Voltage ranges and resistance of CMOS-transmission gates



Behaviour of CMOS-Transmission Gate




C	$T_N(C)$	$T_P(\bar{C})$	out
0	blocks	blocks	High-impedance
1	conducts	conducts	out = in



CMOS-Transmission-Gate Symbol

Clocked CMOS Inverter



C²MOS-Inverter

Tri-State Inverter $\Phi=1$



Tri-State Inverter $\Phi=0$

Also called:
Gated Inverter,
Tri-State Inverter

Normal inverter-function
 $\text{in} = 0 \Rightarrow \text{out} = 1$
 $\text{in} = 1 \Rightarrow \text{out} = 0$

$\text{out} = \text{high-impedance}$
 State: Z

Tri-State CMOS Inverter




Applications:

- Dynamic switching (no short circuit)
- Busse
- Multiplexer
- Latch

Driver for Busse

Bus is an effective method for exchanging information (data, instructions) between many units.



Simple driver:
Transmission Gate,
Gated Inverter

Important: the drivers must be controlled (en0, en1 ..) that way that **only one signal is active**, never several at the same time (transmission/write operation).

Passive: Output of driver is high-impedance / Tristate

Realization of multiplexer

Multiplexer function: $Out = SEL \cdot IN1 + \overline{SEL} \cdot IN2$

With SEL – Signal, one signal is chosen out of several inputs


$SEL = 1 \Rightarrow Out = IN1$

$SEL = 0 \Rightarrow Out = IN2$

Realization with transmission gate

$A=1 \Rightarrow Z=B$

$A=0 \Rightarrow Z=D$




Multiplexer of AOI and OAI

$$Z = \overline{\overline{A \cdot B + \overline{A} \cdot D}}$$

$$A = 1 \Rightarrow Z = B$$


$$A = 0 \Rightarrow Z = D$$



$$Z = \overline{\overline{(\overline{A} + B) \cdot (A + D)}}$$


$$A = 1 \Rightarrow Z = B$$

$$A = 0 \Rightarrow Z = D$$



Complex-Gate: 8+2 transistors

Multiplexer of C²MOS




$\text{SEL} = 1 \Rightarrow \text{Out} = \text{IN1}$

$\text{SEL} = 0 \Rightarrow \text{Out} = \text{IN2}$

8+2 Transistors

Comparison of multiplexer circuits

- 1) with transmission gate
 - + 4 transistors,
 - bad output (no signal regeneration)
especially with multi-stage multiplexer
- 2) with C²MOS
8 + 2 transistors, 2 throughput times
- 3) with AOI or OAI:
8 + 2 transistors, 2 throughput times



Gates in CMOS-Technology

6. Standard/complex CMOS static logic gates

7. Special gates and the applications

7.1 Transmission gates

7.2 Clocked CMOS (Tri-state CMOS gates)

7.3 Bus-driver

7.4 Multiplexer

8. CMOS-circuit techniques (logic gates)

8.1 Pseudo-NMOS

8.2 Cascode-logic

9. Dynamic logics (Precharge-Evaluate)


10. Summary:

CMOS-circuit types for combinatorial circuits


10.1 Advantages and disadvantages of static logics

10.2 Advantages and disadvantages of dynamic logics

Logic-Gates




Enhancement/Depletion-NMOS




Pseudo-NMOS

Transfer curve of Pseudo-NMOS-Inverter



Careful dimensioning required.

Pseudo-NMOS Circuit technology



Advantages:


- Small area requirement
(only 1 p-channel)
- Low capacitive load
(only 1 transistor / input)
 - faster
 - low dynamic power loss

Disadvantage:

- High static power loss
(if output is low)

Application: e.g. memory address-decoder: $Z = (A_1 \cdot A_2 \cdot \dots \cdot A_{16})$

Cascode-Logic



3-input NOR/OR in Cascode-Logic

Gates in CMOS-Technology

6. Standard/complex CMOS static logic gates

7. Special gates and the applications

7.1 Transmission gates

7.2 Clocked CMOS (Tri-state CMOS gates)

7.3 Bus-driver

7.4 Multiplexer

8. CMOS-circuit techniques (logic gates)

8.1 Pseudo-NMOS

8.2 Cascode-logic

9. Dynamic logic (Precharge-Evaluate)

10. Summary:

CMOS-circuit types for combinatorial circuits

10.1 Advantages and disadvantages of static logic

10.2 Advantages and disadvantages of dynamic logic