







# Complementary Metal-Oxide-Semiconductor (CMOS)





# Output Characteristics



# Further effects and elements of MOSFET

- Channel length modulation
- Short channel effect  $V_t = f(L, W)$
- Effective channel length and width ( $W / L$ )
- Capacitances (Gate, Drain, Source)
- Capacitance, resistance in interconnects of a MOS-process
- Parasitic bipolar elements/effects: Diode, Transistor, Latch-up
- Breakdown
- Degradation

# Modulation of channel length (1)



Comparison of output characteristics with  $\lambda=0$  und  $\lambda>0$

$$I_D = \frac{\beta}{2} (U_{GS} - U_T)^2 (1 + \lambda U_{DS})$$

$1 / \lambda$  corresponds to early-voltage of bipolar transistor

# Modulation of channel length (2)

## Physical Calculation Model

$$I_D = \frac{W}{L} \cdot \frac{\beta_o}{2} (U_{GS} - U_T)^2 = \frac{L_o}{L} \cdot I_o$$


$$I_D = \frac{L_o}{L_o - \Delta L} \cdot I_o \approx \left(1 + \frac{\Delta L}{L_o}\right) \cdot I_o$$

$$\Delta L = k_2 \cdot \sqrt{U_{DS} - U_{DSS}}$$


$k_2$ : Factor for the width of space-charge region,  $U_{DSS}$ : pinch-off voltage  $\square U_{GSeff}$

$$g_{DS} = \frac{dI_D}{dV_{DS}} = \frac{k_2 \cdot I_D}{2 \cdot L_o \cdot \sqrt{U_{DS} - U_{DSS}}}$$

The smaller the channel length,  
the higher  $g_{DS}$ ,  
 $\Rightarrow$  **Less ideal transistor**




# Short channel effect at threshold voltage



$V_T$  decreases with small channel length for e.g. 100 mV!

Design of current mirror using narrow channel ( $w$  small) is critical, too.


# Effective length of Transistor - Underdiffusion



$$L_{eff} = L - 2\Delta L$$

The channel length is defined by the poly gate mask (red)

# Effective width of Transistor




$$W_{eff} = W - 2\Delta W$$


The channel width is defined by the active mask (green)



# Parasitic Capacitances of MOS-Transistor



# Parasitic Capacitances of MOS-Transistor




$$C_{OX} = W \cdot L \cdot C'_{OX} = W \cdot L \cdot \frac{\epsilon_{OX}}{t_{OX}}$$


$$C_{OV} = W \cdot \Delta L \cdot \frac{\epsilon_{OX}}{t_{OX}}$$

with  $t_{OX} = 10 \text{ nm}$   
 $C'_{OX} = 5,7 \text{ fF} / \mu\text{m}^2$


$\cong 0,65 \text{ fF} / \mu\text{m channel width}$



# The Capacitance Model






# Usage of MOSFET as Capacitance



High capacitance due to thin gateoxide.


For  $V_{GS}$  around  $V_T$  (between accumulation and inversion) only the depletion capacitance  $C_{bg}$  is effective.

# Behaviour of MOS-Capacitance at HF resp. high Dynamics




With high frequency/switching speed the channel may not be formed.  
 $\Rightarrow$  CBG dominates.

# Distribution of Gateoxid-Capacitance between Drain and Source



With  $V_{ds} = 0$   
 $C_{gs} = C_{gd} = C_{ox} / 2$

## *Unified Meyer Capacitances III*



T. A. Fjeldly, T. Ytterdal, M. S. Shur, *Introduction to Device Modeling and Circuit Simulation*, Wiley, New York, 1998

With increasing  $V_{ds}$  the part of  $C_{gs}$  grows up to  $2/3$  of  $C_{ox}$ , as the  $R_{ch\_d}$  increases.

With large  $V_{ds}$ ,  $C_{gd}$  is falling to overlap capacitance  $C_{gdo}$ .


**$C_{gd}$  is the feedback capacitance and therefore the most important capacitance.**

# Further Capacitances in a MOS-Process

For process generation up to 0.25  $\mu\text{m}$  two Poly's may be available.

⇒ Poly-Poly Capacity possible (PiP)


In new processes Metal-Isolator-Metal Capacity (MiM) may be available with a specific thin oxide (e.g. 38 nm) in between.



⬆ Advantage: high capacity (e.g.:  $1\text{fF}/\mu\text{m}^2$ ), high quality

⬇ Disadvantage: higher process costs

# Interconnect / Lines



$$\begin{aligned}
 R &= \rho \frac{L_l}{t_m \cdot W_l} \\
 &= \frac{\rho}{t_m} \cdot \frac{L_l}{W_l} \\
 &= \rho_{\square} \frac{L_l}{W_l}
 \end{aligned}$$


Thickness of line: process parameter, subsequently **square (sheet) resistance** (e.g. Metal:  $50\text{m}\Omega/\square$ , Poly  $20\Omega/\square$ , N+/P+-resistance  $200\Omega/\square$ )

$L / W$  = number of squares: Design / Layout-Parameter

Every contact hole (vias) has also a fixed resistance (e.g.  $100\Omega$ )




# Square (Sheet) Resistance




$$R_{ges} = \rho_{\square} * (0.5 \cdot \text{number of corners} + \text{number of 'squares'})$$

Layout example  
of a large  
resistance with  $P^+$



# Line capacitance



$$C_B = W \cdot L \cdot \frac{\epsilon_{OX}}{t_{FOX}}$$




$$C_F \approx \epsilon_{OX} \cdot \frac{t_m \cdot L}{t_{FOX} + t_m / 2}$$

$$C_{mm} = \epsilon_{OX} \cdot \frac{t_m \cdot L}{W_{Abst}}$$

depending on layout


Typical values:  $C_B = 10 \text{ aF}/\mu\text{m}^2$ ,  $C_F = 4 \text{ aF}/\mu\text{m}$  Perimeter

# Equivalent circuit for Interconnect



It is possible to connect such a circuit in series  
(as known from transmission line theory).

# Cross-sections of multilayer-lines





Source: IBM Corp.



# Further Effects and Elements of MOSFET

- Channel length-modulation
- Short channel effect  $V_t = f(L, W)$
- Effective length and width of channel ( $W / L$ )
- Capacitances (Gate, Drain, Source)
- Capacitance, resistance and wiring of a MOS-process
- Parasitic bipolar elements/effects: Diode, Transistor, Latch-up
- Breakdown
- Degradation

# Latch up Effect



## Formation e.g. :

Voltage drop at R<sub>S</sub> ⇒

U<sub>BE1</sub> activates BE1 diode ⇒

Voltage drop due to

collector current at R<sub>W</sub> ⇒

U<sub>BE2</sub> activates BE2 diode ⇒

Voltage drop at R<sub>S</sub>

## Root Causes e.g. :

Spikes of supply voltages

overshoot of V<sub>dd</sub>,

undershoot of V<sub>ss</sub>/ground

(Input, output driver)

**Pre-condition:**  $\beta_1 \cdot \beta_2 > 1$  & large R<sub>S</sub> and R<sub>W</sub>

## Method for Prevention:

Process:

Epi Wafer

high doping/ buried layer

lead to R<sub>S</sub>↓, R<sub>W</sub>↓

Oxide trench

Layout:


Large distances lead to small  $\beta$

Substrate and well contact

lead to R<sub>S</sub>↓, R<sub>W</sub>↓

guard rings


# Break down Effect: Impact Ionization



By drain current (electron or holes) the field strength in the space-charge region will grow.

Thus the impact ionization effect occurs earlier.

# Hot Carrier Degradation (1)



Hot electrons/holes are injected into the thin gate oxide due to high field strength.



Consequence: Shift of threshold voltage and saturation current until to failure (exceeding limits).

Substrate current is a good indicator for impact ionization.





# Hot Carrier Degradation (2)



Degradation occurs in time.

Speed depends on  $V_{ds}$ ,  $V_{gs}$ ,  $T_{ox}$  and temperature.

(Quick degradation at: high  $V_{ds}$ , middle  $V_{gs}$ , thin oxide, low temperature)

NMOS has a three times higher rate of decay (compared to PMOS).

The effect depends also on design.

# Process Development

## Gate length and Gate oxide

Supply voltage	Technology	Thickness of Gate oxide
5 V	1 $\mu$	20 nm
5 V	0,5 $\mu$	10 nm
3,3 V	0,35 $\mu$	6 nm
2,5 V	0,25 $\mu$	5 nm
1,8 V	0,18 $\mu$	3.5 nm