



Instruction Flow-Chart




Data Path


Assumption: 4 Blocks (Register, ALU etc.)



Transfer:
from 1 to 4 \Rightarrow 1 BUS




Parallel Transfer possible
(4 x BUS)



1 Transfer / 4 x BUS

Data Path - Floor plan



PC = 12 Bit

MDR = 16 Bit


ALU = 16 Bit (Data word width)

ACC = 16 Bit (+Carry)


MAR = 12 Bit (16 Bit instruction?)

IR = 16 Bit (4 Bit OpCode)


Section of Data Path




Control Unit for State Machine




Control Unit with Micro Code-ROM



Data path Organization of a simple Processor



Memory Management Unit (MMU) / Cache Controller



Performance Metrics

Time needed for execution of a program:

$$\text{Total time} = I/P \cdot C/I \cdot T/C$$

Cycles period (Time / Cycles)

Cycles / Instruction

Instructions in Program


Optimizing Compiler

Pipeline


Memory-Hierarchy

Register
Cache
Memory
Disk



Complex Instruction Set Computer (CISC)



Reduced Instruction Set Computer (RISC)



Pipeline




RISC - vs - CISC


	RISC	CISC
Instruction length(Bytes)	Fix	Variable
Instruction cycles	Fix	Variable
Instruction set	Small	Large
Instruction functionality	Simple	Complex
Control	Hardwired (simple)	Microcode (Complex)
Addressing	Register/Register	Complex /Memory
Code-size	Large	Small
Pipeline	Possible	Hardly

RISC does not really mean „*Reduced Instructions*“


- Complex instructions ➡ Several Cycles
➡ Multiplication
➡ Floating Point
- Parallel processing of several instructions



Modern Processor



Implementation Types



What is System on a Chip?

Complex integrated circuit (IC)


that integrates the major functional elements of a complete end-product into a single chip using intellectual property (IP) blocks:

Programmable processor


Controllers

Signal processors

On-chip memory




From Components to IP




ASIC/CPU Design

Traditional design flow




System-on-a-Board
Integration



IP Block
Authoring

SOC design flow




SOC
Integration

Virtual components

From Board to Chip



System-on-Board
(SoB)



System-on-Chip
(SoC)

System

A collection of all kinds of components and/or subsystems that are appropriately interconnected to perform the specified functions for end users.

Engineering design perspective for SoC:

Shrinking product design schedules

Lack of time for product iterations


Complex interoperability standards

Demand for higher performance

Demand for smaller sizes


Demand for lower power

Example Bluetooth Handy



5-chip-solution


Integration with Standard CMOS



3-chip-solution

One-chip-solution requires a process with Flash and RF

Example for a Network-Processor



Thanks a lot
for your attendance.

See you again in the
summer term.